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Abstract - An analytic compact model of large-area double-
gate graphene field-effect transistor is presented. As parts of the 
model, the electrostatics of double-gate structure is described and 
a unified phenomenological approach for modeling of the two 
drain current saturation modes is proposed. 
 
I. INTRODUCTION 
Graphene field-effect transistors (GFETs), though 
widely presented in experimental [1, 2, 3] and theoretical 
studies [4, 5, 6], still require a comprehensive theoretical 
examination. Typically these transistors are double-gate 
with a thick back oxide and thin top oxide. The back gate 
in such structures allows adjusting conductivity type of the 
channel and controlling the position of current minimum 
point. In this report we present the model of the graphene 
double-gate field-effect transistor and use this model for 
calculation of transistor DC characteristics. The model is 
based on analytical solution of the current continuity 
equation in a diffusion-drift approximation [7]. 
II. DG GFET ELECTROSTATICS 
The energy band diagram of graphene field-effect 
transistor is shown in Fig. 1.  
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 Fig. 1. Double-gate structure energy band diagram 
Both gates are positively biased with respect grounded 
graphene sheet. Charge neutrality condition is given by 
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or, the same, graphene charge density enS  is expressed as ( ) ( )
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where VGeff = (C1V1 + C2V2)/(C1+C2) is the effective gate 
voltage, V1(2) is the top (back) gate voltage, V1(2) = |VG1(2) –
 VNP1(2)|, VNP1(2) are charge neutrality biases, εF is Fermi 
energy in graphene, C1(2) is the sheet capacitance of top 
(back) oxide, Cit is the interface traps capacitance assumed 
here to be energy independent. We found an explicit 
dependence of the Fermi energy as function of the both 
gate voltages 
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which represent simple generalizations of the parameters 
defined for a single gate case (if one oxide capacitance 
much larger than another, all equations transform into a 
single gate form)[7]. The characteristic energy adε  is 
nothing but the full electrostatic energy stored in both gate 
capacitors per one carrier in graphene, which turns out to 
be gate voltage independent for zero-gap material. 
Equivalent circuit for double-gate GFET is shown in 
Fig. 2.  
 
Fig. 2. Equivalent circuit of double-gate GFET structure 
The capacitance of the gate 1 (2) per unit area at grounded 
gate 2 (1) is given by 
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where CQ is the quantum capacitance, Cit is the interface 
trap capacitance. 
We calculate the channel capacitance with respect to a 
single gate at grounded other gate using Eqs.2,3 and 4 
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The gate and the channel capacitances are interrelated in 
graphene gated structures through exact relation  
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Notice that the capacitance of the grounded gate is in 
parallel connection with the interface trap capacitance. 
Following Ref. [7] we are about to obtain an explicit 
analytical solution of continuity equation for channel 
current density. Total drain current 
( )1S DR DIFF DRJ J J Jκ= + = +  should be conserved along 
the channel  
0SdJ
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that yields an equation for electric field distribution along 
the channel[∗]  
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where the “diffusion energy” ( )/ /D S S Fn dn dε ε=  and 
diffusion-to-drift currents ratio /DIFF DRJ Jκ = are assumed 
to be functions of only the gate voltage rather than the 
drain-source bias and position along the channel.  
To properly derive explicit expression for control 
parameter κ we have to use the electric neutrality condition 
along the channel length in gradual channel approximation 
which is assumed to be valid even under non-equilibrium 
condition VDS > 0. Acting similarly as in a single-gated 
structure one can get ( )
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This dimensionless parameter κ  is assumed to be constant 
along the channel for a given electric biases and expressed 
via the ratio of characteristic capacitances. For ideal 
graphene channel with low interface trap density the κ -
parameter is a function of only adε  and the Fermi energy 
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For a high-doped regime (large QC ) and/or thick gate 
oxide (low oxC ) when Q oxC C>>  we have 1κ <<  and the 
drift current component dominates the diffusion one and 
vice versa.  
                                                 
∗ Notice a typo in Eq.65 of Ref.[7]: lost a power 2 in an intermediate 
relation 
Straightforward solution of ordinary differential Eq. 9 
yields 
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where E(0) is electric field near the source, which should 
be determined from the condition imposed by a fixed 
electrochemical potential difference between drain and 
source DSV , playing a role of boundary condition 
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where L is the channel length. Using Eqs. (12) and (13) one 
obtains an expressions for E(0) and electric field 
distribution along the channel 
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III. CURRENT-VOLTAGE CHARACTERISTICS 
According general rules the total current at constant 
temperature can be written as gradient of the 
electrochemical potential taken in the vicinity of the source 
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where 0µ  is the low-field carrier’s mobility, W  is the 
channel width, and the Einstein relation 0 0 /DD eµ ε=  is 
employed. Defining a saturation current drain voltage as 
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we obtain  
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Integration of Eq.15 yields the explicit relationship for 
distribution of the electric, chemical and electrochemical 
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where ( )0µ  is the electrochemical potential nearby the 
source controlled by the gate-source bias GSV . For any gate 
voltage GSV  (and corresponding ( )GVκ ) the full drop of 
electrochemical potential µ on the channel length is fixed 
by the source-drain bias ( ) ( )0 DSL eVµ µ= − . General 
relation for drain current (Eq.16) can be rewritten using 
low-field conductance given by 
( ) ( )0 0 0 0/ /D Sg W L e n W Lµ σ= ≡  ( 0Sn is the carrier 
density nearby the source) as 
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IV. TWO CURRENT SATURATION MODES 
The field-effect transistor is fundamentally non-linear 
device working at large biases generally on all electrodes. 
The saturation of the channel current in the FETs at high 
source-drain electric field has two-fold origin, namely, (i) 
the current blocking due to carrier density depletion near 
the drain, and (ii) the carrier velocity saturation due to 
optical phonon emission. The saturation current for pinch-
off case arises due to saturation of lateral electric field near 
the source. Using the Einstein relation in a form 0 0QD C σ=  
the pinch-off saturation current in Eq. 16 may be 
represented in an alternative form 0DSAT S SI Wen v= , where 
the characteristic velocity is defined as 
0
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The current saturation for short-channel FETs (typically 
L ≤ 0.5 µm) is bound to the velocity saturation due to 
scattering on optical phonons [8]. The channel current 
saturates due to velocity saturation at 0DSAT S optI Wen v= . 
Note, that for the diffusive channels the saturation velocity 
vopt is a maximum velocity of dissipative motion, which is 
in any case less than the speed v0 of ballistic carriers in 
graphene. One can introduce the dimensionless parameter 
discriminating the two types of current saturation in FET 
[9] 
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where a new characteristic drain voltage is defined 
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Thereby the drain current can be rewritten in a unified 
manner for both cases 
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where { }min ,SAT opt Sv v v= . A reasonable analytical 
interpolation can be used: 
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which provides convenient analytical description of 
crossover between two modes of saturation. 
Note, that empirical relationships for high-field drift 
velocity 
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originating from the early work of Thornber [10] and 
traditionally used in CMOS compact modeling [11] also is 
nothing but empirical interpolation having besides a 
significant shortage. This equation does not provide fast 
saturation and yields only 1// 2 nSATv  at 0/SATE v µ= . To 
remove this shortage for best fitting with experiments a 
joint interpolation is typically used in CMOS design 
practice with 02 /SAT SATE v µ=  and artificial fitting to obey 
a formal condition ( )SAT SATv E v= . A use of analytic 
interpolation Eq.26 allows to get rid of piecewise 
description and senseless fitting parameter n. 
Description of the two saturation modes can be 
combined by the unified expression for the drain current as 
function of the drain-source voltage 
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where generalized saturation source-drain voltage  
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Fig. 3. Simulated I-V characteristics of GFET (a) as function of 
front gate V1 and drain voltages VD calculated at V2 = −30 V, 
µ0 = 1000 cm2/(V×s), ε1 = 16, d1 = 15 nm, ε2 = 4, d2 = 300 nm, 
W = 1 µm, L = 1 µm, Cit = 0, vopt = 5×106 cm/s; (I) a = 0.6 
(electrostatic pinch-off), (II) a = 4.7 (velocity saturation). 
 
At small VDS (VDS << VS) the drain current is 
determined by only the low-field conductance gD0. The 
dimensionless parameter a discriminates the two types of 
current saturation in the FETs at large VDS. When a << 1 
(long channel and thin gate insulators, low carrier density 
and mobility) the electrostatic pinch-off prevails (“square 
law”), and if a >> 1 the carrier velocity saturation 
determines the saturation current of FETs 
SAT S optI Wen v≅       (30) 
The drain current saturation mode depends on geometrical 
and transport parameters of the transistor (VD0) as well as 
on the electric operation mode since VDSAT is a function of 
the gate voltages. Figs. 3-4 show calculated current-voltage 
characteristics exhibiting different modes of drain current 
saturation. 
 
(a)       (b) 
Fig. 4. (a) Contour plot of drain current of double-gate GFET as 
function of front gate and drain voltages; V2 = −30 V, µ0 = 5000 
cm2/(V×s), ε1 = 16, d1 = 15 nm, ε2 = 4, d2 = 300 nm, Cit = 0, 
vopt = 5×107 cm/s, W = 1 µm, (a) L = 0.5 µm (VD0 = 1 V), (b) 
L = 1.5 µm (VD0 = 3 V). Dashed lines separate different drain 
current modes: (I) the electrostatic pinch-off, (II) velocity 
saturation; (III) no saturation. The numbers in the white rectangles 
are the drain current values in mA. 
 
VI. INTRINSIC OUTPUT CONDUCTANCE AND 
TRANSCONDUCTANCE OF DOUBLE-GATE GFETS 
Ignoring many complications one can conclude that 
current-voltage characteristics with saturation may easily 
parameterized by the two parameters: the output 
conductance and the saturation voltage. The drain 
conductance as function of the node biases (closely 
connected with low-field conductance 0Dg ) can be 
calculated as a partial derivative of drain current with a 
fixed GSV  
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One of the most important small-signal parameter for 
high-frequency performance prediction is the intrinsic gate 
transconductance gm. Transconductance depends generally 
on microscopic mobility slightly varying with the gate 
voltage the underlying mechanism and quantitative 
description of that has not been yet developed in details. 
Omitting here this point the microscopic mobility will be 
considered as to be independent on the gate bias in this 
report. Exact view of relation of the intrinsic 
transconductance for arbitrary value of the parameter a 
depends on the choice of approximation for current and has 
awkward form. We will use here a convenient 
approximation for both gates 
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The transconductance gm increases linearly with VDS up to 
saturation on a maximum level 
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Access and parasitic contact resistances can significantly 
degrade extrinsic performance characteristics of GFETs. 
We ignore yet the charge multiplication effects with 
characteristic super-linear dependence on drain voltage in 
this report. These effects occurs typically at high VDS and 
low charge densities in graphene when the channel driven 
electric fields nearby the drain are maximum and validity 
of semi-classical diffusion-drift approximation is failed. 
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